| Lecture |
Topic |
Format |
| HTML |
PDF-2 |
PDF-4 |
PDF-6 |
| Lecture 1 |
Introduction |
HTML |
PDF |
PDF |
PDF |
| Lecture 2 |
Introduction to Logic Circuits: Variables, functions, truth tables, gates and networks |
HTML |
PDF |
PDF |
PDF |
| Lecture 3 |
Introduction to Logic Circuits: Boolean algebra |
HTML |
PDF |
PDF |
PDF |
| Lecture 4 |
Introduction to Logic Circuits: Synthesis using AND, OR, and NOT gates |
HTML |
PDF |
PDF |
PDF |
| Lecture 5 |
Introduction to Logic Circuits: Design Examples |
HTML |
PDF |
PDF |
PDF |
| Lecture 6 |
Introduction to Logic Circuits: CAD Tools and VHDL |
HTML |
PDF |
PDF |
PDF |
| Lecture 7 |
Optimized Implementation of Logic Functions: Karnaugh Maps and Minimum Sum-of-Product Forms |
HTML |
PDF |
PDF |
PDF |
| Lecture 8 |
Optimized Implementation of Logic Functions: Strategy for Minimization, Minimum Product-of-Sums Forms, Incompletely Specified Functions |
HTML |
PDF |
PDF |
PDF |
| Lecture 9 |
Optimized Implementation of Logic Functions: Multiple Output Circuits, NAND and NOR Logic Networks |
HTML |
PDF |
PDF |
PDF |
| Lecture 10 |
Implementation Technology: Standard Chips and Programmable Logic Devices |
HTML |
PDF |
PDF |
PDF |
| Lecture 11 |
Implementation Technology: Look-up Tables, XOR and XNOR gates |
HTML |
PDF |
PDF |
PDF |
| Lecture 12 |
Implementation Technology: Buffers, Tri-state gates, Transmission gates |
HTML |
PDF |
PDF |
PDF |
| Lecture 13 |
Implementation Technology: NMOS and PMOS Transistors, CMOS logic gates |
HTML |
PDF |
PDF |
PDF |
| Lecture 14 |
Optimized Implementation of Logic Functions: Multilevel Synthesis and Analysis |
HTML |
PDF |
PDF |
PDF |
| Lecture 15 |
Optimized Implementation of Logic Functions: Multilevel Synthesis and Analysis |
HTML |
PDF |
PDF |
PDF |
| Lecture 16 |
Number Representation and Arithmetic Circuits: Number Representation and Unsigned Addition |
HTML |
PDF |
PDF |
PDF |
| Lecture 17 |
Number Representation and Arithmetic Circuits: Signed Numbers, Binary Adders and Subtractors |
HTML |
PDF |
PDF |
PDF |
| Lecture 18 |
Number Representation and Arithmetic Circuits: Fast Adder Designs, Tradeoffs, and Examples |
HTML |
PDF |
PDF |
PDF |
| Lecture 19 |
Number Representation and Arithmetic Circuits: Design of Arithmetic Circuits Using CAD Tools |
HTML |
PDF |
PDF |
PDF |
| Lecture 20 |
Number Representation and Arithmetic Circuits: Other Number Representations |
HTML |
PDF |
PDF |
PDF |
| Lecture 21 |
Combinatorial Circuit Building Blocks: Multiplexers |
HTML |
PDF |
PDF |
PDF |
| Lecture 22 |
Combinatorial Circuit Building Blocks: Decoders, Demultiplexers, Encoders and Code Converters |
HTML |
PDF |
PDF |
PDF |
| Lecture 23 |
Combinatorial Circuit Building Blocks: VHDL for Combinational Circuits |
HTML |
PDF |
PDF |
PDF |
| Lecture 24 |
Flip-Flops, Registers and Counters: Latches |
HTML |
PDF |
PDF |
PDF |
| Lecture 25 |
Flip-Flops, Registers and Counters: Flip-Flops |
HTML |
PDF |
PDF |
PDF |
| Lecture 26 |
Flip-Flops, Registers and Counters: Registers and Counters |
HTML |
PDF |
PDF |
PDF |
| Lecture 27 |
Synchronous Sequential Circuits: State Diagrams, State Tables |
HTML |
PDF |
PDF |
PDF |
| Lecture 28 |
Synchronous Sequential Circuits: Implementations using D-type, T-type and JK-type Flip-Flops |
HTML |
PDF |
PDF |
PDF |
| Lecture 29 |
Synchronous Sequential Circuits: State Assignment Problem, Mealy State Machines |
HTML |
PDF |
PDF |
PDF |
| Lecture 30 |
VHDL for Sequential Circuits |
HTML |
PDF |
PDF |
PDF |
| Lecture 31 |
Design of Finite State Machines Using CAD Tools |
HTML |
PDF |
PDF |
PDF |
| Lecture 32 |
State Minimization |
HTML |
PDF |
PDF |
PDF |